On-chip capacitor structure

ABSTRACT

A first capacitor is formed on a substrate and connected to a first differential node of a differential circuit, and a second capacitor is formed on the substrate and connected to a second differential node of the differential circuit. A third capacitor is connected between the first differential node and the second differential node, and is formed at least partially above the first capacitor. In this way, a size of the first capacitor and/or the second capacitor may be reduced on the substrate.

TECHNICAL FIELD

This description relates to capacitor structures.

BACKGROUND

Capacitors may be used with or in many different types of integrated circuits or microchips (“chips”). For example, metal-oxide-semiconductor (“MOS”) capacitors may be formed on a substrate, and may be used in circuits including, for example, filters, phase-locked loops, memory circuits, voltage control oscillators, switching circuits, or amplifiers. Additionally, such capacitors may be formed off of a chip containing the rest of the circuit(s), and then connected to the chip for operation of the circuit(s) as a whole.

A given example of such circuits may be implemented as either a single-ended circuit or as a differential circuit. For example, a differential circuit may be implemented as two single-ended circuits, where the two single-ended circuits are provided with different power supply and/or ground references with respect to one another. Then, for example, by designing and/or operating the references and/or the differential circuit such that signals input to each of the included single-ended circuits are equal and opposite of one another, various benefits may be obtained. For example, common-mode noise that is input to both of the two single-ended circuits may be rejected, and even-order distortions in the circuit(s) may be canceled at the differential output.

An example of a circuit that may be single-ended or differential includes the phase-locked loop. Such a circuit generally refers to a circuit that is constantly adjusted in frequency and phase to match an input signal. In this way, a phase-locked loop may be used, for example, to stabilize a communications channel, modulate/demodulate a signal, multiply a frequency, or for a number of other purposes. By implementing a differential phase-locked loop, then, advantages of differential circuits may be obtained in the context of frequency/phase matching operations. Of course, other types of differential circuits exist, and may include MOS capacitors, or other types of capacitors, and may be formed on one or more chips.

SUMMARY

According to one general aspect, a semiconductor device includes a first capacitor formed on a substrate and connected to a first differential node. A second capacitor is formed on the substrate and connected to a second differential node. Also, a third capacitor is connected between the first differential node and the second differential node, and formed at least partially above the first capacitor.

According to another general aspect, a first capacitor of a differential circuit is formed on a substrate. A second capacitor of the differential circuit is also formed on the substrate. At least a third capacitor is formed at least partially above the first capacitor, and the third capacitor is connected to the first capacitor and the second capacitor.

According to another general aspect, an integrated circuit includes a differential circuit including a first differential node and a second differential node. A first capacitor is connected to the first differential node, and a second capacitor connected to the second differential node. A third capacitor is connected between the first differential node and the second differential node.

The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features will be apparent from the description and drawings, and from the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a circuit diagram of an equivalent circuit for an on-chip capacitor structure.

FIG. 1B is a side view of an example of the on-chip capacitor structure of FIG. 1A.

FIG. 2 is a partial and cut-away top view of the on-chip capacitor structure of FIG. 1B.

FIG. 3 is a circuit diagram of a partial phase-locked loop circuit using the circuit and structure of FIGS. 1A, 1B, and 2.

FIG. 4 is a circuit diagram of a filter circuit using the circuit and structure(s) of FIGS. 1A, 1B, and 2.

FIGS. 5A-5D are a sequence of views illustrating example methods for forming the layout(s) of FIGS. 1B and 2.

FIG. 6 is a flowchart illustrating an operation for forming the structures of FIGS. 1B and 2, in accordance with the example method(s) of FIGS. 5A-5D.

DETAILED DESCRIPTION

FIG. 1A is a circuit diagram of an equivalent circuit 100 for an on-chip capacitor structure. That is, the circuit 100 represents, for example, a number of capacitors that may be formed in an integrated circuit (e.g., on a single chip substrate), as part of a larger differential circuit. By virtue of the various structures that are described herein for implementing the equivalent circuit 100, an amount of space on the chip/substrate may be conserved, while still achieving a desired capacitance for the purposes of the differential circuit.

In FIG. 1A, a node 102 and a node 104 represent differential nodes of a larger differential circuit. Although such a differential circuit is not illustrated in FIG. 1A for the sake of clarity, various examples are discussed and/or illustrated herein (e.g., with respect to FIGS. 3 and 4). Generally, though, and as referenced above, differential circuits may include circuits in which different voltages and/or currents are applied with respect to the nodes 102 and 104, for the purpose of, for example, canceling noise that is present at each of the nodes 102 and 104. For example, as discussed below with respect to FIG. 3, a differential phase-locked loop may be implemented in which the node 102 and the node 104 represent differential inputs to a filter of the differential phase-locked loop.

The equivalent circuit 100 also includes capacitors 106 and 108. The capacitors 106 and 108 are, as illustrated, connected between the differential nodes 102 and 104, respectively, and ground (although it should be understood that the capacitors 106 and/or 108 also may be connected to a power supply voltage, depending on a desired configuration and/or circuit type of the larger differential circuit). The capacitors 106 and 108 may generally be used, for example, in conjunction with other circuit elements in order to provide various types of filtering or smoothing operations with respect to input voltage(s) of a differential circuit. For example, the capacitors 106 and 108 may be used in conjunction with resistors (not shown in FIG. 1) to provide an RC low-pass filter in the context of a phase-locked loop.

The capacitors 106 and 108 may be implemented as metal-oxide-semiconductor (MOS) capacitors formed on a substrate of an integrated circuit chip, or as complementary metal-oxide-semiconductor (CMOS) capacitors. Such capacitors generally have a high capacitance density (i.e., a large amount of capacitance per unit area), and may generally be formed in a straight-forward manner as part of a larger MOS or CMOS processing of the chip as a whole. Such capacitors generally require a connection to ground or to a supply voltage, and consume a relatively large amount of surface area of the substrate on which they are formed, and on which some or all of the rest of the larger differential circuit may be formed. Examples of such capacitors, and their structure and formation, are provided in more detail, below.

Finally in FIG. 1A, capacitors 110 and 112 are connected between the nodes 102 and 104, respectively. In FIG. 1A and in the following examples, the capacitors 110 and 112 may be formed as metal-insulator-metal (MIM) capacitors. Additionally, or alternatively, the capacitors 110 and 112 may be formed as metal finger capacitors or metal comb capacitors, in which the finger and/or comb structures include symmetrical, opposed digits that face one another and are interdigitated (e.g., inserted between one another to form alternating layers of metal and insulating material, in a horizontal and/or vertical direction(s)).

As shown in FIG. 1A, the capacitors 110 and 112 may be formed as floating-point capacitors that are connected between the differential nodes 102 and 104 and do not require a connection either to a supply voltage or to ground. As described and illustrated in more detail herein, the capacitors 110 and 112 may take advantage of a differential nature of the larger differential circuit to obtain the illustrated configuration(s) of FIG. 1A, using a convenient, easily-formed, and reliable connection to the underlying capacitors 106 and 108 (e.g., CMOS capacitors).

The capacitors 110 and 112, in the context of the larger differential circuit, cause equivalent capacitances seen between the differential node 102 and ground, and between the differential node 104 and ground, to be greater than would occur if the capacitors 110 and 112 were not included. As a result, for example, the capacitors 106 and 108 may require a smaller capacitance than would otherwise be required for a given circuit, since the equivalent circuit 100 as a whole may achieve the desired capacitances by virtue of the capacitors 110 and 112.

For example, the capacitances of the capacitors 106 and 108 may be assumed to be equal (since, for example, the capacitors 106 and 108 may be formed in the same way, in an equivalent area, and using the same types of materials). Similarly, the capacitors 110 and 112 may be assumed to be equal (since, in a similar example, the capacitors 110 and 112 may be formed in the same way, in an equivalent area, and using the same types of materials). Then, using the illustrated notation of FIG. 1A in which capacitors 106, 108, 110, and 112 are labeled respectively as C_(P1), C_(N1), C_(P2) and C_(N2), and where C_(P1)=C_(N1) and C_(P2)=C_(N2), as just explained, then an equivalent capacitance seen between the node 102 and ground is seen as C_(P)=C_(P1)+4C_(P2), while, similarly, the equivalent capacitance seen between the node 104 and ground is seen as C_(N)=C_(N1)+4C_(N2). This result flows from the fact that the capacitors 110 and 112 are connected between the differential nodes 102 and 104, so that, during operation of the differential circuit, equal and opposing inputs are applied to the nodes 102 and 104, as explained above. As a result, the capacitors 110 and 112 are seen from the node 102 as being in parallel to ground during each of the differential input cycles, and, therefore (and being equal to one another in this example, as just explained), present the capacitance 4C_(P2) in addition to the capacitance C_(P1) of the capacitor 106, at the node 102. Accordingly, in some associated examples, a reduction in area of the space required for the capacitors 106 and 108 may be illustrated using an assumption(s) of 6fP/μm² for a capacitive density of the capacitors 106 and 108, and 1fP/μm² for the capacitors 110 and 112, in which case an approximately 40% reduction in space may be obtained in the example of FIGS. 1A and 1B, as compared to a case when the capacitors 106 and 108 are used without the capacitors 110 and 112.

Of course, a particular capacitance seen at the nodes 102 and 104 in any particular implementation of the equivalent circuit 100 may vary, depending on, for example, a size and number of differential capacitors that are connected between the nodes 102 and 104. For example, although the two capacitors 110 and 112 are illustrated in the example of FIG. 1A, it should be understood that a different number of capacitors may be used, e.g., only one may be used, or three or more may be used. Additionally, the amount of capacitance provided by any one of the capacitors 106, 108, 110, and 112 may generally be provided at a desired level by virtue of appropriate design choices. In such cases, and others, an equivalent capacitance seen at the nodes 102 and 104 may vary accordingly, as would be apparent.

Thus, in the context of an integrated circuit formed on a substrate, the reduced capacitance required for the capacitors 106 and 108 may be translated into a saving of space that is required for the capacitors 106 and 108 on the substrate of the integrated circuit. For example, in the context of a differential phase-locked loop formed at least partially on a chip, the capacitors 106 and 108 may be reduced in size, while still maintaining a desired capacitance for the filter(s).

Continuing with the example of a differential phase-locked loop, it should be understood that inclusion of the capacitors 106 and 108 on the chip itself (as opposed to having the rest of the phase-locked loop on-chip, and connected to an off-chip filter) allows for compact, discrete construction and packaging of the phase-locked loop, while generally immunizing the phase-locked loop to problems related to off-chip coupling and other sources of undesired electromagnetic emissions that may be problematic when using off-chip components. Accordingly, in the configurations shown and described herein, high performance of a desired differential circuit may be obtained in the context of a single chip, while maximizing space on the chip for circuit elements other than the capacitors 106 and 108.

FIG. 1B is a side view of an example of the on-chip capacitor structure of FIG. 1A. In FIG. 1B, portions of the capacitors 106, 108, 110, and 112 are illustrated, using notation and reference numerals matching the above discussion of FIG. 1A. For example, capacitors 106 and 108 are shown as CMOS capacitors, each being constructed of layers 106P/106N and 108P/108N, respectively (along with intervening dielectric layers, not specifically labeled in FIG. 1B).

Capacitors 110 and 112 are shown as metal capacitors (or, more specifically, metal finger capacitors), each being constructed of layers 110P/110N and 112P/112N. FIG. 1B illustrates, from the illustrated sideview, the interdigitated nature of the capacitors 110 and 112 in a vertical direction, where each of the layers 110P and 110N may include multiple, stacked metal layers, each with intervening dielectric layers (not specifically labeled in FIG. 1B, for clarity).

In the context of FIG. B and hereafter, it should be understood that the “P” and “N” notations used in designating the above-listed elements of FIG. 1B generally correspond to the positive and negative sides of the illustrated capacitors 106, 108, 110, and 112, as illustrated in FIG. 1A. Such notation may thus be useful in understanding connections between the layers 106P/106N, 108P/108N, 110P/110N and 112P/112N that are so designated. However, it should be understood that this notational convenience is not intended to be limiting in any way, and, as such, ones of the capacitors 106, 108, 110, or 112 may be connected with reversed polarities than those shown, as required or desired in a particular implementation. For example, as referenced above, in some implementations, the capacitors 106 and 108 may be connected to a supply voltage, rather than to ground.

As described and shown below, e.g., with reference to FIG. 2, the layer 106P may be connected to the layer 110P through appropriate vias or other interconnection techniques, in order to establish the corresponding two (of the three) illustrated connections to the node 102 in FIG. 1A. Similarly, the layer 108P may be connected to the layer 112P through vias that are not visible in the side view of FIG. 1B, and may thus establish corresponding connections to the node 104 in FIG. 1A.

Further, examples of connection techniques are provided below, e.g., with respect to FIG. 2, by which the layer 110N may be electrically connected to the layer 108P and the layer 112P, thereby to complete the three illustrated connections to the node 104 in FIG. 1A. Analogously, the layer 112N may be electrically connected to the layer 106P and the layer 110P, to complete the three illustrated connections to the node 102 in FIG. 1A. Accordingly, the equivalent circuit 100 may be implemented in the example of the sideview shown in FIG. 1B.

In the example of FIG. 1B, a P− substrate 114 is shown in which an N well 116 is formed, so that the capacitors 106 and 108 may be formed within the N well 116 and on the substrate 114. Specifically, in the example of FIG. 1B, diffusions 118 a and 118 b having N+ doping are illustrated, and, as shown, may be connected to the layers 106N and 108N, respectively, by interconnects 120 a and 120 b, also respectively. In this way, an electrical ground is established at the layers 106N and 108N, matching the equivalent circuit 100 of FIG. 1A.

Thus, the example of FIG. 1B illustrates an example in which the capacitors 110 and 112, formed as metal capacitors, provide for additional capacitance between the node 102 and ground, and between the node 104 and ground. Accordingly, the capacitors 106 and 108, formed as MOS capacitors, occupy a relatively smaller space on a surface of the substrate 114 than may otherwise be required. As a result, advantages of on-chip capacitance (e.g., reduced off-chip coupling or other sources of interference) may be obtained, while increasing a number of other circuit components on the chip, and/or reducing an overall size of the chip.

FIG. 2 is a partial and cut-away top view of the on-chip capacitor structure of FIG. 1B, in which a top view of each of the capacitors 110 and 106 is illustrated. More specifically, the view of FIG. 2 illustrates a top view of both the capacitor 110 and 106, even though, as may be observed from the sideview of FIG. 1B, an actual top view of the structure of FIG. 1B would allow viewing of only the capacitor 110 (since the capacitor 110 overlays the capacitor 106, as shown). Thus, in FIG. 2, the interdigitated nature of the capacitor 110 of FIG. 1B may be seen from above. That is, as shown, individual fingers or extensions of the layers 110P and 110N alternate with one another in the layout, so that, taken together, the examples of FIGS. 1B and 2 illustrate the horizontal and vertical capacitances that may be gained within an area above the underlying (MOS) capacitor 106 in a highly efficient and effective way.

As described above, the capacitor 106 may be a CMOS capacitor, as shown in FIG. 2, which is formed on the underlying substrate 114 of an integrated circuit chip. The example of FIGS. 1B and 2 illustrate examples in which CMOS capacitors include a first type that includes N+ doped diffusions within an N well of a substrate (which may be known as, or referred to as, CNM capacitor(s)). However, in other implementations, a second type that includes P+ diffusions formed in a P well of a substrate (which may be known as, or referred to as, CPM capacitor(s)) may be used.

As illustrated above in FIG. 1B, the capacitor 106 is a CNM-type capacitor that includes the grounded metal electrode 106N that corresponds to the ground potential in FIG. 1A. The layer 106P, which may include, for example, conductive polysilicon, runs perpendicularly underneath the layer 106N, so that, with an inter-lying dielectric layer disposed between the layers 106P and 106N (not visible in FIG. 2), the capacitor 106 is formed as a CMOS capacitor. Further, the contacts 120 a are illustrated which lie over and on top of the N+channels 118 a of the capacitor 106, and connect the N+ channels 118 a to the electrode 106N.

Vias 202 within a conductive layer 204 may be used to connect the layer 106P of the capacitor 106 with the layer 110P of the capacitor 110, where this interconnect is conceptualized by the connection 206. In other words, as can be seen with respect to FIG. 1A, the layer 106P corresponds to a positive side of the capacitor 106 that is connected to a positive side (i.e., the layer 110P) of the capacitor 110, thereby establishing a common electrical point at the differential node 102.

Further, the layer 106P and/or the layer(s) 110P may be connected directly or indirectly to a metal conductor 208 of the integrated circuit chip, which may be, for example, a metal framing or packaging layer formed on the chip, or any metal present on the chip that provides a convenient connection point(s). Again this connection is illustrated in FIG. 2 by way of the interconnect 206. Thus, the conductor 208 may be used as a convenient way to connect the positive layers 106P and 110P of the capacitors 106 and 110 to the negative layer 112N of the capacitor 112, thereby completing the corresponding three electrical connections at the differential node 102 that are illustrated in FIG. 1A.

As just described, FIG. 2 illustrates a top view of both of the capacitors 106 and 110; however, it should be understood from FIGS. 1A and 1B and the above descriptions that corresponding capacitors 108 and 112 also may be formed in a similar manner, and then cross-connected to arrive at the equivalent circuit 100 of FIG. 1A. Specifically, from the illustration of FIG. 1B, it should be understood that the capacitors 108 and 112 may be made in a largely symmetrical manner to the capacitors 106 and 110 of FIG. 2, and may thus help to provide the various advantages of a differential circuit, as discussed herein.

For example, the positive layer 112P of the capacitor 112 may be connected to the positive layer 108P of the capacitor 108. Then, in cross-connecting the capacitors 108 and 110, a connection 210 may be made to a conductor 212, similar to the conductor 208. In this way, a common electrical point for connection thereto by the negative layer(s) 110N of the capacitor 110 is established, so that the common electrical point is established at which the capacitors 108, 110, and 112 are connected to form the node 104.

Of course, similar connections may be made in other manners, as well. For example, the node 110N may be formed and/or extended across the chip to contact the node 112P, and the node 112N may similarly be extended to contact the node 110P. Alternatively, the negative layers 110N and 112N may be extended over the opposite (CMOS) capacitors (i.e., 108 and 106, respectively), and then dropped through vias 202 (or similar interconnects) to connect to the positive layers 108P and 106P, respectively, of the opposing capacitors 108 and 106. In such examples, connections to the conductors 208 and/or 212 may not be required.

FIG. 3 is a circuit diagram of a partial phase-locked loop circuit using the circuit 100 of FIG. 1A and the structure(s) of FIGS. 1B and 2. That is, FIG. 3 generally represents a portion of a phase-locked loop circuit that is useful in understanding an example implementation of the equivalent circuit 100 of FIG. 1A, as implemented using the example structures of FIGS. 1B and 2. However, it should be understood that other elements of an entire phase-locked loop circuit may be included in the design of a corresponding integrated circuit, as would be apparent.

Generally, a phase-locked loop circuit may include a voltage-controlled oscillator (VCO) that receives, and is controlled by, a tuning voltage received from a filter that is operating on current received from a charge pump. The VCO may thus output frequency and/or phase information back to a detector and/or comparator circuit for comparison against a (desired) reference signal frequency/phase, and the detector and/or comparator may thus control the charge pump accordingly. In other words, the phase-locked loop provides a closed-loop feedback system that maintains an output signal in a fixed phase relationship with a reference signal.

FIG. 3 generally illustrates portions of such a differential phase-locked loop, where the specific illustrated portions are related to the charge pump and/or filtering aspects just described. That is, charge pump circuit elements include current sources 302 and switches 304, which may be operated in a known manner to provide a desired current/voltage to filter elements including capacitors 306, resistors 308, and the circuit elements of the equivalent circuit 100, as shown. For example, the charge pump circuit elements 302 and 304 may be operated in response to frequency or phase information resulting from a comparison of an output signal with a reference signal, and the filter elements 306, 308, and 102-112 may operate on the signal(s) provided by the charge pump circuit elements 302 and 304 to control a voltage controlled oscillator (not shown).

Thus, in FIG. 3, the differential nodes 102 and 104 represent differential nodes of the larger capacitors for the differential phase-locked loop filter. When such a circuit is constructed (at least partially) in an integrated circuit on a chip, the filter capacitors 106 and 108 may be reduced in size when the capacitors 110 and 112 are included as shown (and as described above), since the capacitors 110 and 112 provide additional capacitance while being constructed on top of, or above, the filter capacitors 106 and 108, respectively, on the integrated circuit chip (thereby not requiring any additional space on the surface of the substrate 114 of the chip). In this way, additional space may be created on the substrate 114 for other circuit elements, and/or the overall size of the chip may be reduced. Additionally, a similar capacitor structure may be applied to differential capacitors 306 (e.g., using metal capacitors not specifically illustrated in FIG. 3), thereby providing advantages that are similar in nature (e.g., reduced footprint of the capacitors 306) but lessened in extent (since the capacitors 306 are generally smaller than the capacitors 106 and 108) relative to the example of the circuit 100.

FIG. 4 is a circuit diagram of a filter circuit 400 using the circuit and structure(s) of FIGS. 1A, 1B, and 2. The filter circuit 400 may represent, for example, a differential, second-order, active resistive-capacitive (RC) filter. As with the phase-locked loop circuit elements of FIG. 3, FIG. 4 and the associated description herein are not intended to provide a detailed explanation of the overall structure and operation of the filter circuit 400. Rather, again, the filter circuit 400 is merely intended as an example of a context in which the equivalent circuit 100 (and associated structures of the examples of FIGS. 1B and 2) may be used.

The filter circuit 400 includes various resistors 402 and capacitors 404, which are connected directly or indirectly to a differential operational amplifier 406. Generally speaking, the filter circuit 400 operates to filter or remove undesired frequency components from an input signal, for output of the remaining components by the operational amplifier 406.

As shown, the equivalent circuit 100 may be implemented with respect to the differential nodes of the operational amplifier 406, which are labeled again as the differential nodes 102 and 104. Then, as described herein, an equivalent capacitance seen at the capacitors 106 and 108, respectively, may be increased relative to capacitance values that would be present without the capacitors 106 and 108. Additionally, or alternatively, a size of the capacitors 106 and 108 may be reduced on a substrate on which the filter circuit 400 is formed.

FIGS. 5A-5D are a sequence of views illustrating example methods for forming the layout(s) of FIGS. 1B and 2. Specifically, FIGS. 5A-5D illustrate techniques for forming the capacitors 106 and 110 to obtain corresponding portions of FIGS. 1B and 2. However, it should be understood that similar techniques may be used with respect to the construction of the capacitors 108 and 112.

In FIGS. 5A-5D, various operations that are conventional to CMOS capacitor processing, or to CMOS processing in general, may not be illustrated or discussed, for the sake of clarity. Further, although various examples of specific fabrication materials and techniques are provided below, it should be understood that any appropriate material(s) and/or technique(s) may be used, as would be apparent.

In FIG. 5A, the N well 116 is formed in the P− substrate 114, by, for example, ion implantation and/or diffusion into an area(s) exposed by a photoresist (not shown in FIG. 6A), which may then be removed. Then, a dielectric layer 502, such as, for example, silicon dioxide, may be grown by an oxidation process, or otherwise formed by one or more of a number of known techniques.

To arrive at the formation stage of FIG. 5B, polysilicon layers 106P may be formed by known techniques including, for example, deposition techniques such as chemical vapor deposition or sputtering. Then, portions of the polysilicon layers 106P and underlying oxide may be etched or otherwise removed, so that an ion implantation of the N+ diffusions 118 a may occur (e.g., using the layers 106P as masking layer). In some implementations, only a single layer of polysilicon may be formed, as opposed to the dual-layer structure of FIGS. 1B, 2, and 5B-5D. Conversely, in other implementations, more than two layers may be used. For example, in a notation where “W” represents a channel width of the layer(s) 106P, and “L” a channel length, a multiplier M may applied to a unit capacitance C_(UMOS) of the capacitor 106, so that a total capacitance of the capacitor 106 may be seen to be W*L*M*C_(UMOS). As a result, it may be advantageous to include multiple layers 106P, where feasible.

In FIG. 5C, metal contact layers 120 a, e.g., aluminium or copper, may be formed above the N+ diffusions 504. A dielectric layer 504 may then be formed, which may be, for example, silicon nitride or any other suitable dielectric material, using known deposition/sputtering techniques Finally in FIG. 5C, a suitable metal, such as, for example, aluminum or copper, may be used to form the layer 106N, again using known techniques, such as deposition or sputtering.

In FIG. 5D, layers 110P and 110N of the capacitor 110 may be formed, according to known methods for forming interdigitated, metal capacitors. Although not viewable in the sideview of FIG. 5D, it should be understood that the layers 106P may then be connected to the layer 110P through vias that are formed therebetween, and both of the layers 106P and 110P may be established as connected to the differential node 102, along with the negative layer 112N of the capacitor 112 (e.g., by the conductor 208, as shown in FIG. 2). Similarly, the layer 110N may be connected, by way of a conductive material (e.g., the conductor 212 of FIG. 2) to the layer 112P of the capacitor 112, which is connected by via to the layer 108P of the CMOS capacitor 108, to establish the differential node 104.

FIG. 6 is a flowchart 600 illustrating an operation for forming the structures of FIGS. 1B and 2, in accordance with the example method(s) of FIGS. 5A-5D. In FIG. 6, a first MOS capacitor of a differential circuit may be formed on a substrate (602), simultaneously with a second MOS capacitor that is also formed on the substrate (604). For example, as described, the capacitors 106 and 108 may be formed as CMOS capacitors that on the substrate 114, along with at least some other components of a differential circuit, such as, for example, the (partially-illustrated) phase-locked loop circuit 300 of FIG. 3, and/or the filter circuit 400 of FIG. 4. For example, the capacitors 106 and 108 may be formed according to the method(s) of FIGS. 5A-5C, or by other methods, as would be apparent.

At least one metal capacitor may then be formed above at least one of the MOS capacitors (606). For example, the capacitor 110 may be formed above one or both of the capacitors 106 and/or 108, or, as in the examples of FIGS. 1B and 2, two or more capacitors 110 and/or 112 may be formed above the capacitors 106 and 108, respectively.

The at least one metal capacitor may then be connected to the first and second MOS capacitors (608), perhaps at differential nodes to which the first and second capacitors are connected. For example, the capacitor 110 may be connected to the capacitor 106 and the capacitor 108, at differential nodes 102 and 104, respectively. As in the examples of FIGS. 1B and 2, such connections may be made through vias 202 or other interconnection methods. For example, as in FIG. 2, the negative layer 110N of the capacitor 110 may be connected to a positive layer 108P of the capacitor 108, using an available conductor, such as the conductor 212 (which may be, for example, associated with a frame of the integrated circuit chip). It should be understood from the example of FIG. 2 that such a connection may include, or be associated with, a connection to a positive layer 112P of a second metal capacitor, when such a capacitor is included.

In a case where such a second metal capacitor is used, then the second metal capacitor also may be connected to the first and second MOS capacitors (610). For example, the capacitor 112 also may be connected to the capacitor 106 and the capacitor 108, at differential nodes 102 and 104, respectively. As just referenced, such connections may be made through vias 202 or other interconnection methods. For example, as in FIG. 2, the negative layer 112N of the capacitor 112 may be connected to a positive layer 106P of the capacitor 106, using an available conductor, such as the conductor 208 (which may be, similarly to the example above, associated with a frame of the integrated circuit chip). The connection of the negative layer 112N with the positive layer 106P may be provided by, or associated with, a common connection to a positive layer 110P of the first metal capacitor 110.

As described, then, the capacitors 110 and/or 112 may be formed and/or referenced in various examples as metal-insulator-metal capacitors, metal capacitors, metal plate capacitors, metal finger capacitors, and/or metal comb capacitors. For example, in various implementations, any one or more of such capacitors may be formed between the differential nodes 102 and 104. In particular, for example, metal plate capacitors may be formed above the capacitors 110 and 112 (and interconnected between the nodes 102 and 104), thereby forming three different types of capacitors in a vertical stack. For example, in some implementations, metal used in forming the integrated circuit may be available to form metal capacitors (e.g., using two layers of metals on either side of a dielectric), while other unused metal in the construction may be used to form metal finger capacitors. In other implementations, the metal finger capacitors may be formed above both metal plate capacitors and the MOS capacitors (i.e., on top of the metal plate capacitors). In this way, additional savings of area on the integrated circuit may be obtained

In the implementations described herein, integrated circuits may be constructed with on-chip capacitor structures that help maximize an amount of available space on the chip for other components, and/or minimize an amount of space for the capacitor structures. In this way, an amount of circuitry that may be placed on the chip may be increased, and/or an overall size of the chip may be reduced.

By forming CMOS capacitors on a substrate of the chip, a high capacitance density may be obtained (e.g., 6fP/μm² for 0.13 μm CMOS processes). By forming metal capacitor(s) above the CMOS capacitors and between differential nodes of a differential circuit that includes the CMOS capacitors, an equivalent capacitance seen at the differential nodes may be increased for a given capacitance of the CMOS capacitors. In these examples, then, the above-described advantages associated with an effective increase in an amount of available chip space may be obtained.

While certain features of the described implementations have been illustrated as described herein, many modifications, substitutions, changes and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the embodiments of the invention. 

1. A semiconductor device comprising: a first parallel plate capacitor formed on a substrate and connected to a first differential node, the first parallel plate capacitor including a first layer and a second layer, the first layer of the first parallel plate capacitor being electrically connected to the first differential node; a second parallel plate capacitor formed on the substrate and connected to a second differential node, the second parallel plate capacitor including a first layer and a second layer, the first layer of the second parallel plate capacitor being electrically connected to the second differential node; and a first interdigitated capacitor connected between and electrically connected to the first differential node and the second differential node and formed at least partially above the first parallel plate capacitor, the first interdigitated capacitor including a first layer and a second layer, the first layer of the first interdigitated capacitor being electrically connected to the first differential node and to the first layer of the first parallel plate capacitor, and the second layer of the first interdigitated capacitor being electrically connected to the second differential node and to the first layer of the second parallel plate capacitor; wherein the first layer of the first parallel plate capacitor, the second layer of the first parallel plate capacitor, the first layer of the first interdigitated capacitor, and the second layer of the first interdigitated capacitor each comprise a separate layer.
 2. The semiconductor device of claim 1 wherein: the second layer of the first parallel plate capacitor is connected either to a power supply or to ground; and the second layer of the second parallel plate capacitor is connected either to the power supply or to ground.
 3. The semiconductor device of claim 1 wherein the first interdigitated capacitor includes a metal-insulator-metal capacitor.
 4. The semiconductor device of claim 1 comprising a second interdigitated capacitor in parallel with the first interdigitated capacitor between the first differential node and the second differential node, the second interdigitated capacitor including a first layer coupled to the first differential node and to the first layer of the first parallel plate capacitor, and a second layer coupled to the second differential node and to the first layer of the second parallel plate capacitor.
 5. The semiconductor device of claim 4 wherein the first interdigitated capacitor and the second interdigitated capacitor include metal capacitors.
 6. The semiconductor device of claim 4 wherein the first parallel plate capacitor and the second parallel plate capacitor are formed beside one another on the substrate, and further wherein the first interdigitated capacitor and the second interdigitated capacitor are formed above the first parallel plate capacitor and the second parallel plate capacitor, respectively.
 7. The semiconductor device of claim 6 wherein: the first layer of the first interdigitated capacitor is connected to the first layer of the first parallel plate capacitor through a first via formed therebetween, and the second layer of the first interdigitated capacitor is connected to the first layer of the second parallel plate capacitor by way of a first conducting layer; the second layer of the second interdigitated capacitor is connected to the first layer of the second parallel plate capacitor through a second via formed therebetween, and the first layer of the second interdigitated capacitor is connected to the first layer of the first parallel plate capacitor by way of a second conducting layer.
 8. The semiconductor device of claim 4, wherein the first interdigitated capacitor and the second interdigitated capacitor have equal capacitances.
 9. The semiconductor device of claim 1, wherein the first differential node and the second differential node are nodes of a differential circuit that includes one or more of a differential phase-locked loop and/or a differential filter.
 10. The semiconductor device of claim 1, wherein the first layer of the first parallel plate capacitor, the second layer of the first parallel plate capacitor, the first layer of the first interdigitated capacitor, and the second layer of the first interdigitated capacitor comprise a total of four separate layers.
 11. The semiconductor device of claim 1, wherein the first parallel plate capacitor and the second parallel plate capacitor have equal capacitances.
 12. The semiconductor device of claim 1, wherein the first layer of the first parallel plate capacitor, the second layer of the first parallel plate capacitor, the first layer of the second parallel plate capacitor, the second layer of the second parallel plate capacitor, the first layer of the first interdigitated capacitor, and the second layer of the first interdigitated capacitor each comprise a separate layer, for a total of six separate layers.
 13. A method comprising: forming, on a substrate, a first parallel plate capacitor of a differential circuit, the first parallel plate capacitor including a first layer and a second layer; forming, on the substrate, a second parallel plate capacitor of the differential circuit, the second parallel plate capacitor including a first layer and a second layer; forming at least a first interdigitated capacitor at least partially above the first parallel plate capacitor, the first interdigitated capacitor including a first layer and a second layer which are separate layers from the first and second layer of the first parallel plate capacitor; and electrically connecting the first layer of the first interdigitated capacitor to the first layer of the first parallel plate capacitor and electrically connecting the second layer of the first interdigitated capacitor to the first layer of the second parallel plate capacitor.
 14. The method of claim 13 wherein: forming the first parallel plate capacitor of the differential circuit comprises electrically connecting the first layer of the first parallel plate capacitor to a first differential node of the differential circuit and electrically connecting the second layer of the first parallel plate capacitor to ground, and forming the second parallel plate capacitor of the differential circuit comprises electrically connecting the first layer of the second parallel plate capacitor to a second differential node of the differential circuit and electrically connecting the second layer of the second parallel plate capacitor to ground.
 15. The method of claim 13 wherein forming at least the first interdigitated capacitor comprises: forming the first interdigitated capacitor as a metal capacitor.
 16. The method of claim 13 wherein electrically connecting the first layer of the first interdigitated capacitor to the first layer of the first parallel plate capacitor and electrically connecting the second layer of the first interdigitated capacitor to the first layer of the second parallel plate capacitor comprises: connecting the first layer of the first interdigitated capacitor to a first differential node that is connected to the first layer of the first parallel plate capacitor and connecting the second layer of the first interdigitated capacitor to a second differential node that is connected to the first layer of the second parallel plate capacitor.
 17. An integrated circuit comprising: a differential circuit including a first differential node and a second differential node; a first parallel plate capacitor including a first layer and a second layer, the first layer of the first parallel plate capacitor being connected to the first differential node; a second parallel plate capacitor including a first layer and a second layer, the first layer of the second parallel plate capacitor being connected to the second differential node; and a first interdigitated capacitor including a first layer connected to the first layer of the first differential node and a second layer connected to the first layer of the second differential node; wherein the first layer of the first parallel plate capacitor, the second layer of the first parallel plate capacitor, the first layer of the first interdigitated capacitor, and the second layer of the first interdigitated capacitor each comprise a separate layer.
 18. The integrated circuit of claim 17 wherein the first interdigitated capacitor is disposed at least partially above the first parallel plate capacitor and the first layer of the first interdigitated capacitor is connected to the first layer of the first parallel plate capacitor through a via.
 19. The integrated circuit of claim 17 wherein the first parallel plate capacitor and the second parallel plate capacitor include metal-oxide-semiconductor (MOS) capacitors, and wherein the first interdigitated capacitor includes a metal capacitor.
 20. The integrated circuit of claim 17, wherein the first layer of the first parallel plate capacitor, the second layer of the first parallel plate capacitor, the first layer of the first interdigitated capacitor, and the second layer of the first interdigitated capacitor comprise a total of four separate layers. 